Schottky barrier height in Metal/semiconductor junction

Phonons, DFPT, electron-phonon, electric-field response, mechanical response…

Moderators: mverstra, joaocarloscabreu

Locked
manik16
Posts: 2
Joined: Thu Sep 06, 2018 12:23 pm

Schottky barrier height in Metal/semiconductor junction

Post by manik16 » Thu Sep 06, 2018 12:26 pm

Dear All

Is there any way we can generate schottky barrier height in metal/semiconductor junction using Abinit Simulations?

mverstra
Posts: 655
Joined: Wed Aug 19, 2009 12:01 pm

Re: Schottky barrier height in Metal/semiconductor junction

Post by mverstra » Thu Sep 06, 2018 1:30 pm

Hello,

this is probably in the wrong forum but anyhow:

The simplest and first approach would be to calculate a slab of the metal and another of the semiconductor, and calculate the average electrostatic potential going into the vacuum using macroave (there is a tutorial). This gives you a work function for both, which is usually quite accurate in DFT.

A second step would be to do a full calculation of the junction, and run macroave to see the change in charge and potential across the junction.

Note that the DFT bands will not be perfect, neither for the gap nor for the band offset. In that case you need GW. First correction would be to do GW on the bulk of your semiconductor and see how much the bands shift in absolute terms. Then you could do GW on the whole thing to see if the electron spillout has an effect on the GW corrections as well. Note that your model will probably be much too thin and small to be realistic, so the bulk GW correction may be better than what you get for the full junction.
Matthieu Verstraete
University of Liege, Belgium

manik16
Posts: 2
Joined: Thu Sep 06, 2018 12:23 pm

Re: Schottky barrier height in Metal/semiconductor junction

Post by manik16 » Thu Sep 06, 2018 6:06 pm

Hi mverstra. Thankyou for your reply.

I cannot find a tutorial on macroave. Can you point me in right direction on where to find it.?

mverstra
Posts: 655
Joined: Wed Aug 19, 2009 12:01 pm

Re: Schottky barrier height in Metal/semiconductor junction

Post by mverstra » Thu Sep 06, 2018 11:26 pm

Have a look at the tests directory, version 4 tests 41-45 in files
~abinit/tests/v4/Input/t41.in
etc...
and the manual in
~abinit/doc/macroave/

I thought there was a tutorial but can't find it right now.
Matthieu Verstraete
University of Liege, Belgium

Locked